close
舊版本全部被老闆封殺
換成新的大綱
希望不會再變動了
Chapter 1 Introduction
1.1 Background and motivation
1.2 Thesis organization
Chapter 2 A 2.4-GHz Low Power, Low Phase-Noise, Sigma-Delta Fractional-N Frequency Synthesizer
2.1 Architectures
2.2 Design considerations
2.2.1 Voltage-controlled oscillator
2.2.2 Sigma-delta modulator
2.2.3 Fully programmable multi-modulus frequency divider
2.2.4 Phase frequency detector
2.2.5 Charge pump
2.2.6 Loop filter
2.2 Design considerations
2.2.1 Voltage-controlled oscillator
2.2.2 Sigma-delta modulator
2.2.3 Fully programmable multi-modulus frequency divider
2.2.4 Phase frequency detector
2.2.5 Charge pump
2.2.6 Loop filter
2.3 Whole circuit simulation and layout
2.4 Measurement results
2.4.1 VCO measurement results
2.4 Measurement results
2.4.1 VCO measurement results
2.4.2 Whole circuit measurement results
2.5 Measurement Discussion
2.5 Measurement Discussion
Chapter 3 2.4GHz Wide Tuning-Range and Low Power, Low Phase-Noise Integer-N Frequency Synthesizers
3.1 A 2.4-GHz wide tuning-range, quadrature output integer-N frequency synthesizer suited for dual band receiver front end
3.1 A 2.4-GHz wide tuning-range, quadrature output integer-N frequency synthesizer suited for dual band receiver front end
3.1.1 Circuit description
3.1.2 Whole circuit simulation and layout
3.1.3 Measurement results
3.1.3.1 VCO measurement results
3.1.2 Whole circuit simulation and layout
3.1.3 Measurement results
3.1.3.1 VCO measurement results
3.1.3.2 Whole circuit measurement results
3.1.4 Measurement Discussion
3.2 A 2.4-GHz low power, low phase-noise, quadrature output integer-N frequency synthesizer
3.2.1 Circuit description
3.2.2 Whole circuit simulation and layout
3.1.4 Measurement Discussion
3.2 A 2.4-GHz low power, low phase-noise, quadrature output integer-N frequency synthesizer
3.2.1 Circuit description
3.2.2 Whole circuit simulation and layout
3.2.3 Measurement Results
3.2.3.1 VCO measurement results
3.2.3.2 Whole circuit measurement results
3.2.3.1 VCO measurement results
3.2.3.2 Whole circuit measurement results
3.2.4 Measurement Discussion
3.3 Comparison of Measurement results
3.3 Comparison of Measurement results
Chapter 4 5.2-GHz Low Power, Wide Tuning-Range SiGe BiCMOS VCO and 2.4-GHz Low Power, Low Phase-Noise, Quadrature Output CMOS VCO
4.1 A 5.2-GHz low power, wide tuning-range SiGe BiCMOS VCO
4.1.1 Circuit description
4.1.2 Simulation results and layout
4.1.3 Measurement results
4.1.4 Measurement Discussion
4.1 A 5.2-GHz low power, wide tuning-range SiGe BiCMOS VCO
4.1.1 Circuit description
4.1.2 Simulation results and layout
4.1.3 Measurement results
4.1.4 Measurement Discussion
4.2 A 2.4-GHz low phase-noise and quadrature output back-gate CMOS VCO
4.2.1 Circuit description
4.2.2 Simulation results and layout
4.2.3 Measurement results
4.2.4 Discussion
Chapter 5 Conclusions and Future Works
5.1 Conclusions
5.1 Conclusions
5.2 Future works
References
Publication Remarks
全站熱搜
留言列表
美食區 (11)
